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[571 ABSTRAa 
Control signals for phase-delay rectifiers, which require 
a variable firing angle that ranges from 0" to 180", are 
derived from line-to-line 3-phase signals ($A, $B, $C) 
and both positive and negative firing angle control sig- 
nals (+a and -a) which are generated by comparing 
(at 20) current command and actual current (sensed at 
16). Line-to-line phases are transformed (32) into line- 
to-neutral phases and integrated (at 34) to produce 90" 
phase delayed signals (A$, B4, and C$) that are in- 
verted (at 26a, b, c) to produce three cosine signals (C, 
A and B RAMP) such that for each its maximum occurs 
at the intersection of positive half cycles of the other 
two phases which are inputs to other inverters. At the 
same time, both positive and negative (inverted) phase 
sync signals are generated for each phase by comparing 
(at 27a, b, c) each with the next and producing a square- 
wave when it is greater. Ramp, sync and firing angle 
control signals are then used in combinational logic 
(FIG. 5) to generate the gate firing control signals for 
SCR gate drives (30) which fire SCR devices in a bridge 
circuit (24). 
12 Claims, 6 Drawing Figures 
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firing signal prematurely, causing motor current and 
COMBINATIONAL LOGIC FOR GENERATING consequently motor speed to change spuriously. 
GATE 'IGNALS PHASE OBJECT AND SUMMARY O F  THE INVENTION RECTIFIERS 
An object of this invention is to use available line 
ORIGIN OF INVENTION phase and other information in combinational logic to 
The invention described herein was made in the per- generate firing control signals for phase control rectifi- 
ject to the provisions of Section 305 of the National signal to be generated would do so only for the duration Aeronautics and Space Act of 1958, Public Law 85-68 10 of the spurious signal. Thus, some filtering can be uti- 
lized. Combinational logic also facilitates the utilization (72 Stat. 435; 42 USC 2457). 
of large scale integrated (LSI) circuit techniques to 
implement a PDR. 
In accordance with this and other objects of the in- 
conditioned by a delta-Y transformer to produce line- 
5 
formance of work under a NASA contract and is sub- ers. Any spurious that might then a firing 
BACKGROUND OF THE INVENTION 
This invention relates to a system for generating the 
logic to implement 
control signals for phase-delay rectifiers, and more par- l5 vention, 
gate firing control for phase-delay rectifiers which re- to-neutra1 referenced to ground, 
quire a variable firing angle that ranges from near 0" to and then integrated to Produce cosine waveforms A'$, 
respectively, in the PDR* 
motor, it is sometimes necessary to convert 3-phase The RAMP are in amplitude with a 
power to direct current using a phase-delay rectifier a, in Order to generate the precise 
(PDR) and then to change the direct current to &ernat- for each phase-control rectifier switch of 
phases Of ac multiphase line are first 
titularly to the use of 
near 180". B+, C+. These cosine waveforms are inverted and used 
In the speed control of a permanent magnet brushless 2o as c, A and RAMP 
dc 
firing 
ing current using a line commutated inverter. The PDR 
is designed to provide a controlled current 
the line commutated inverter. The inverter provides the 
the 'DR. The ('OM') wave- 
for 25 form is a signal which is combined with a synchronizing 
(SYNC) squarewave signal derived from the voltage 
necessary '$phase current to the motor windings and is 
synchronized with back emf by means of electronic 
cornprison Of two appropriate phase-to-neutral wave- 
forms. These waveforms are defined by the 
equations. 
30 switches. 
The current to the motor is sensed to produce a signal 
that is compared with a current command signal; the 
difference is an error signal (a-control) applied to the 
PDR to produce a firing angle in a range from 0" to 
in a decrease in the PDR firing angle which in turn 
causes an increase in the PDR output voltage for in- 
FIRE A+=(A+.%)+(C?JTF.-A+ SYNC) (1) 
FIRE B + = ( B + & ) + ( G . G . - B +  SYNC) (2) 
FIRE C+ =(C+.A+)+(A+.B-+-C+ SYNC) 180'. Any decrease from a desired motor speed results 35 (3) 
where: 
creased current to the motor, and vice versa. This per- -A+ SYNC=C+>A+ 
mits speed control of the motor by control of the cur- -B+ SYNC=A$>B+ 
rent command signal. 4 -C+ SYNC=B+>C+ 
The output voltage of a PDR is proportional to the 
cosine of the firing angle. Consequently, if a cosine 
ramp signal synchronized with the ac power phase is 
used in the generation of the firing angle, the output 
voltage becomes a linear function of the firing angle. 45 
For a given SCR relating to a given phase of a 3-phase 
PDR, this cosine ramp for each of the three power 
phases is a cosine waveform whose positive and nega- 
tive maxima occur at the intersections of the other two 
phases. This ramp can thus be used to generate the SCR 50 
the a-control signal with the cosine ramp for the SCR 
to determine when cosine ramp exceeds the a-control 
signal to control the correct time for firing the SCR in 
a 3-phase bridge. In practice both positive and negative 55 
SCR devices are provided for a fullwave SCR bridge 
using a cosine ramp and both positive and negative 
a-control signals for the two SCRs associated with 
positive and negative half cycles of each power phase. 
at the phase angle prescribed by a threshold comparator 
sets a flip-flop or triggers a one-shot to generate a firing 
signal. When the next phase reaches the threshold, its 
threshold comparator sets its flip-flop, or triggers its 
one shot, which at the same time resets the previously 65 For immunity from noise the second term in parenthesis 
set flip-flop or one-shot. The problem with that prior- for each firing signal (equations 1 to 6) may be com- 
art arrangement is that a spurious noise signal can set a bined in an AND gate with the complement of a com- 
flip-flop, or trigger a one-shot. That could generate a parator of the a-control signal of an adjacent phase, and 
A+ = +A+ SYNC-COMP 1 
B+ = +B+ SYNCCOMP 2 
c+ = +c+ SYNCCOMP 3 
COMP 1= +a CONTROL>A RAMP 
COMP 2=+a CONTROL>B RAMP 
COMP 3= +a CONTROL>C RAMP 
For a f i ~ h a v e  SCR bridge, corresponding SCR firing 
control signals are provided for negative half cycles of 
each Phase according to the followiW equations. 
gate firing pulse. This is accomplished by comparing FIRE A- =(A-.BX)+(C-.~Z.+A+ SYNC) (4) 
FIRE B - = ( B - . E ) + ( C - . z - + B +  SYNC) (5)  
FIRE C- =(C-.K)+(A-.B-.+C+ SYNC) (6) 
where: 
A- = -A+ SYNC.COMP 4 
B- = -B+ SYNC-COMP 5 
C- = -C4 SYNC-COMP 6 
The prior art integrates the 3-phase line voltages and 60 and 
COMP 4= -a control>A RAMP 
COMP 5= -a control>B RAMP 
COMP 6= -a control>C RAMP 
4,35 1,022 
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for even greater immunity, each firing signal may be 
inhibited by the complement of an adjacent phase. The 
equations for combinational logic which include terms 
for both types of noise immunity are as follows: 
FIG. 6 is a waveform timing diagram useful with 
FIG. 2 for understanding the present invention. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring now to FIG. 1 of the drawings, 3-phase 
power from a utility line is converted to dc power by a 
phase-delay rectifier (PDR) which delivers the result- 
ing dc current to an inverter 10 for a permanent magnet 
10 brushless motor 12 using a commutator 14 through a dc 
link (choke) 15. Any change in the desired motor speed 
requires a change in the dc link current. A current sen- 
sor 16, such as a Hall effect device, provides a feedback 
signal through an amplifier 18 for comparison with a 
15 current command signal in a comparator 20. The error 
signal thus produced is then applied to a gain and loop 
compensation network 22 which generates a-control 
signals (+a, -a) utilized to control the PDR firing 
angle, and thereby control the dc link current. 
The PDR utilizes an SCR fullwave bridge circuit 24 
Immunity from noise is provided by negating the possi- to transfer 3-phase line power to the dc link. The bridge 
bility of a fire control signal when an adjacent fire con- circuit is comprised of six silicon controlled rectifiers, 
trol signal is being generated. For example, positive and two for each of the three phases of the line voltage, one 
negative phase fire A control is negated by respective each for the positive and negative half-cycles, in a con- 
positive and negative phase fire B control inverted, so 25 ventional manner. Unlike the inverter which operates 
while FIRE B+ and FIRE B- are being generated, with a fixed phase angle less than go", the PDR operates 
FIRE A+ and FIRE A- cannot be spuriously gener- with a variable phase angle from 0" to 180". In essence, 
ated. Further immunity could be assured by adding as the Phase angle is controlled by the error signal which 
additional terms to FIRE A+ and FIRE A- the re- is compared to a Cosine ramp Waveform generated by a 
spective terms =c+ and FIREC--, where the 30 ramp and sync generator 26. The comparison is carried 
bars indicate that the complements of the signals are out by an S(=R gate firing logic network 28 which re- 
true, so that FIRE A+ and FIRE A- can be generated ceives from the ramp generator 26 not only the cosine 
only while none of the other phase fire control signals ramp waveforms for every phase, but square- 
the second in is similarly provided 35 The synchronized comparison of the cosine ramp wave- 
with immunity from noise by negating the term with a forms with the a-control signals produces firing pulses 
for the SCR devices of the bridge 24 through SCR gate COMP signal of an adjacent phase. drivers (solid-state switches) 30. Combinational logic is thus employed to produce a The dc output voltage of a PDR is proportional to firing signal for the phase controlled rectifier switch at 
40 the cosine of the firing angle. When a cosine ramp an that can vary from O" to '*On without the use waveform is used to generate the gate firing pulses, the 
of multivibrators (bistable or monostable) or capacitors. output voltage becomes a linear function of the firing 
angle from 0" to 180", as noted hereinbefore with refer- At the minimum firing angle (O"), maximum dc current is delivered to a load, such as an inverter for a perma- ence to the prior art. The present invention accom- 
duced is 'Ompared to a current command to poses direct control of the SCR gate drivers at all times 
ramp. Since previous mechanizations require the use of are triggered at the right phase angle and remain so until 
capacitors, LSI mechanizations which have become thus making it possible for an SCR gate 
triggered would remain on until commutated. Before invention. 
The novel features that are considered characteristic describing this combinational logic with reference to 
of this invention are set forth with particularity in the FIG. 5, the nature of the signals employed in the logic 
appended claims. The invention will best be understood network will first be described with reference to FIGS. 
from the following description when read in connection 55 2, 3 and 4. 
with the accompanying drawings. FIG. 2 illustrates three signals (A+, B+ and C+) 
FIRE A + =[(A+ .&)+(= . m . - A +  5 
S Y N C . C O M P ) J . ( F I R E )  
FIRE B + = [(B +CF)+(CT.KT.-B+ 
S Y N C C O M P ) J . ( F I R E )  
FIRE C + = [(C + .A+) +(A+.BI.-C+ 
FIRE A- =[(A-.B-)+(c--.B=.+A+ 
SYNC.COMP)J.(FIRE A+)  
SY NC.COMPS)].(--) 
S Y N C . C O M P ) J . ( F I R E )  
SYNC.COMP4)]@EEiG) 
FIRE B- [(B- .C- - )+ (E .A- - .+B+ 
FIRE C- = [(C- .K=) +(A7.8-- + C+ 
20 
are true. Within the entire terms enclosed in brackets, wave sync signals for every phase Of the 3-phase power* 
lIent magnet brushless motor. The dc current thus pro- 45 plishes that with logic which thus im- 
produce the a which is to the without the use ofmultivibrators which, in the prior art, 
practicable were not realizeable prior to the present 50 driven to be spuriously triggered by noise, and Once 
BRIEF 
FIG. 1 is a block diagram illustrating an exemplary 
OF THE DRAWINGS derived from the utility line phases transformed from 
line-to-line phases (+A, +B and +C) to line-to-neutral 
phases (&AB, &BC and &CA) by a delta-Y connection 
environment for the present invention. 60 bf a 3-phase transformer'32 akd'then to the cosine sig- 
FIG. 2 is a waveform timing diagram useful in under- nals (A+, B+ and C+) by integrators 34 of which one is 
standing the operation of the present invention. shown in FIG. 3. Each integrator is implemented by 
FIG. 3 is a circuit diagram for one of three integrators two operational amplifiers 38a and 34b as shown for the 
in the system of FIG. 1, the other two being identical. signal +A in FIG. 3. The first operational amplifier 344 
FIG. 4 is a circuit diagram for the ramp and sync 65 includes a large feedback capacitor Cla (1.5 microfar- 
generator in the system of FIG. 1. ads) in parallel with a resistor Rla to produce a phase 
FIG. 5 is a logic diagram for the SCR gate firing shift of approximately 90". The second operational am- 
logic, which implements the present invention. plifier 346 is ac coupled to the first by a capacitor Cab 
4,35 1,022 
5 
to remove any dc offset voltage. The second opera- 
tional amplifier 346 includes a small capacitor Clb (100 
picofarads) in parallel with a resistor RPb for attenuat- 
ing high frequency noise. The result is an output wave- 
form that is phase shifted 90" from phase of the input 5 
waveform. Thus, the integrators 34 produce signals A4, 
B4 and C 4  of FIG. 2 which lag the line-to-line phases 
by 90". 
The three cosine ramp signals required by the PDR 
gate logic circuit are shown in FIG. 2 as dashed-line 10 
waveforms labeled A RAMP, B RAMP and C RAMP. 
These waveforms are generated by the ramp and sync 
generator 26 implemented as shown in FIG. 4. The 
circuit utilizes three operational amplifiers 26a, 266 and 
26c for generating the cosine ramp signals, and three 15 
comparators 27a, 276 and 27c for generating the sync 
signals. Note that the A 4  signal is inverted by the ampli- 
fier 26a, so that its maximum output occurs at the inter- 
section of positive half cycles of the other two phase 
signals, B4 and C4. This inverted signal at the output of 20 
the amplifier 25a serves as the C RAMP signal, Le., as 
the RAMP of the C 4  signal. Similarly, the B 4  and C 4  
signals are inverted by amplifiers 266 and 26c to form A 
RAMP and B RAMP signals, respectively. Note that 
each ramp signal leads its corresponding phase signals 25 
by 60". 
The amplifiers 27a, 27b and 2% compare the phase 
signals A$, B4 and Cd, in pairs to generate the phase 
sync signals according to the following equations: 
30 
+A+ SYNC=A+>C+ 
+B+ SYNC=B$>A+ 
+C$ SYNC=C+>B$ 
35 
Inverters Ia, Iband 1,provide the inverses -A4 SYNC, 
-B4 SYNC and -C4 SYNC. All six sync signals are 
utilized, together with the comparison of the cosine 
ramp signals with the +a and -a control signals, to 
generate the firing signals according to the following 40 
logic equations: 
FIRE A + =[(A + .%) +(= .-. -A+ 
SYNCEOkF2)].(-) 
.- 
FIRE B+ =[ (B+ .G)+(G.A+- -B+  
SYNC.COMP?))]@iKE-CTC+) 
AS 
FIRE C+ = [(C+ .A+)+(A-T.B+-C+ 
SYNCCOMP I)].(FIRE A+)  
FIRE A - =[(A - .E)+(= . .+A+ 
S Y N C . C O M P ) ] . ( F I R E )  
50 
FIRE B- =[(B- .C--)+(c.z. +B+ 
SYNC.COMP)].(FIRE-) 
55 
FIRE C-=[(C-.Z)+(K=.B-.+C$ 
SYNC.COIMP)].(FIRE) 
where: 
60 
COMP I=  +a CONTRQL>A RAMP 
COMP 2=+a CONTROL>B RAMP 
COMP 3 = + a  CONTROL>C RAMP 
COMP 4=-a CQNTRQL>A RAMP 
COMP §=-a CONTROL>B RAMP 65 
COMP 6 = - a  CONTROL>C RAMP 
and 
6 
A+ = + A 4  SYNCCOMP 1 
A- = -A$ SYNCCOMP 4 
B + = + B 4  SXNCCOMP 2 
B- = -B+ SYNCCOMP 5 
C+ = +C$ SYNCCOMP 3 
c- = -c$J SYNCCOMP 6 
All inverse FIRE terms FIRE A+, FIRE A-, 
FIRE B + ,  etc., in the logic equations for the positive 
phase fire control signals FIRE A+,  EIRE B+ and 
FIRE C + ,  and in the corresponding negative phase fire 
control signals FIRE A-, FIRE B- and FIRE C-, 
are included for greater immunity from noise, Le., to 
minimize the possibility of spurious SCR firing d e  
noise. The complement output signals, such as FIRE 
A+, FIRE B+ and FIRE C+ are generated in order 
to be able to differentially (push-pull) drive the SCR 
gate driver circuit. For example, an NPN and PNP 
switch series connected emitter to emitter in the SCR 
gate drivers 30 for the phase A+ are driven by respec- 
tive FIRE A+, and FIRE A+ signals. 
The manner in which these logic equations are imple- 
mented for the signals FIRE A + , FIRE B + and FIRE 
C+ (and their complements), and FIRE A--, FIRE 
B- and FIRE C- (and their complements), is shown 
in FIG. 5. Six comparators 50 compare the + a and -a 
control signals with the A, B and C RAMP signals and 
generate the COMP I, 2, 3, 4, § and 6 signals. Inverters 
51 at the output of the comparators generate the com- 
plements COR'IP, 2, 3, a, 5 and 6. Six two input AND 
gates 52 implement the logic equations for the terms 
A+, A--; B+, B--; and C+, C-, and six inverters 53 
generate the complements A+, A--; B+,  B--; and m, c. Six two input AND gates 54 generate the first 
term in parenthesis for the firing control equations from 
the outputs of the AND gates 52 and the inverters 53. 
Six OR gates 56 then combine these terms with the 
terms in the second parenthesis. 
The terms in the second parenthesis are generated by 
six 4-input AND gates 51. For simplicity in the draw- 
ing, only one 4-input AND gate 58 is shown with the 
necessary connections for the second term in parenthe- 
sis of the control equation for FIRE B-. 
The outputs of the OR gates 56 are effectively the 
control signals FIRE A+, FIRE A-, FIRE B+, 
FIRE B-, FIRE C+ and FIRE C-, and could be 
applied directly to the SCR gate drivers 30 (FIG. I). 
However, for noise immunity, individual signals are 
inhibited by the AND gates 62 and through inverters 50 
when system sequence of operation do not require them 
to be active. Thus FIRE A+ cannot occur during 
FIRE B+; FIRE B+ cannot occur during FIRE C+ 
and FIRE C+ cannot occur during FIRE A+.  The 
mechanization for the fire control signals of the nega- 
tive half cycles, namely the FIRE A-, FIRE B- and 
FIRE C- signals, is identical to that for the FIRE A+,  
FIRE B + and FIRE C+ signals. Inverters 64 produce 
the complements of the final control signals for differen- 
tial drive in the SCR gate drivers 30 (PIG. I) as noted 
hereinbefore. The output of the gate drivers in turn 
drive the gate electrodes of the SCR devices in the 
PDR bridge circuit 24. 
A complete timing diagram of the gate control logic 
of FIG. 5 is given in FIG. 6. This diagram shows how 
the logic equations combine square waveforms to gen- 
erate the fire control pulse FIRE A+ for a-control at 
30". The other fire control pulses are similarly derived 
from the logic equations. The FIRE A+ waveform has 
a duration of 120" of input phase and is off for 240" of 
-_.-I  
4,35 
7 
input pktdjc In uncierstanding the waveform diagram, it 
should be first recalled that +Le +Ad SYNC is derived 
by a comparator 27a shown in FIG. 4. Its inverse is then 
generated by the inverter Ia. The sync and inverse sync 
signal waveforms are shown in FIG. 2 for a-control at 
30". The COMP 2 signal is similarly generated by a 
comparator 50 and inverter 51, where the comparator 
compares the signal C RAMP with +a control. The 
waveform for COMP 2 Droduced bv the comDarator is 
,022 
8 
What is clsi.x,ed is: 
I. In a phase-delay rectifier (PDR) having a silicon 
controlled rectifier (SCR) bridge circuit to transfer 
3-phase line power to a dc link, wherein actual current 
in said link is compared with a current command for 
generating a firing angle control signal, a, applied to the 
PDR to produce a firing angle in a range from 0" to 
180", wherein the output voltage of the PDR is propor- 
tional to the cosine ofthe firingangle, and a cosine ramp 
shown in FIG. 2. Its inverse is then shown in FIG. 6 10 signal for a given SCR relating to a given phase is used 
immediately after the waveform for the signals --A4 to generate the gate firing pulse for the SCR by compar- 
SYNC reproduced from FIGe.2. Not shown in either ing the difference signal, a-control, to said cosine ramp 
FIG. 2 or FIG. 6, but similarly derived, are the signals to determine the correct time for firing each SCR, an 
COMP 1 and COMP 3 for the following conditions: improvement comprising means responsive to said con- 
l5 trol signal, cosine ramp signals and phase signals of said 
These signals c o ~ p  1, 2 and 3 are used in AND gates 3-phase line power transformed into 90" phase delayed 
52 to derive the signals +A, +B and +C shown in line B4 and c$ for Producing 
FIG. 6. Their inverse signals are also shown since two firing Control signals, for SCR switches in said bridge 
of them are used in AND gates 54 and 58 to implement 20 circuit, said means comprising 
two AND functions in parenthesis. But it should be B$ and 
noted that since COMP 1, 2 and 3 are terms of A+,  B+ C$ with each other in pairs for producing square- 
and C+,  the complements COMP 2, COMP 3 and wave signals + A 4  SYNC, +B4 SYNC and + C 4  
COMP P in the positive fire control signals FIRE A+,  SYNC indicative of the 120" phase relationship of 
FIRE B+ and FIRE C +  are present simply to prevent 25 the separate lines of said 3-phase power, 
the second term from generating a fire control signal for means for generating said cosine ramp signals, 
a given SCR relating to a given phase when some other comparator means for comparing said a-control sig- 
phase is active thus yielding additional noise immunity. nal with each of said cosine ramp signals for gener- 
Similarly COMP 4, 5, and 6 are terms of A - , B - and ating a squarewave COMP signal from each of said 
C-, so the complements COMP 4, COMP 5 and 30 cosine ramp signals that is high when said cosine 
COMP 6 are included in the negative fire control sig- ramp signals exceed said a-control signal, and 
nals FIRE A - , FIRE B - and FIRE C - for addi- combinational logic responsive to said COMP signals 
tional noise immunity. Having produced all of the and said SYNC signals for producing said SCR 
waveforms necessary for the logic equation of the gate firing control signals. 
drive pulse FIRE A, the waveforms at the output of the 35 2. The improvement as defined in claim 1, including 
AND gate 54 is then shown in the next waveform. in said combinational logic for each firing control signal 
Although there is not a discrete AND gate for the a squarewave signal from the combinational logic of a 
AND function C+.B+, because that function is carried firing control signal of another phase to negate the 
out by a four input AND gate 58, it is nevertheless generation of a firing control signal when the other 
shown for clarity as the next waveform. Since, for this 40 firing control signal of said other phase is being gener- 
example, (a=30") the signal -A4 SYNC is low when- ated for immunity from noise. 
ever the term C+.B+ is true, the AND function 3. The improvement as defined in claim 2 wherein 
C+.B+ -A$ SYNC is low (not true) at all times as said squarewave signal is the firing control signal for the 
shown in FIG. 6, and because it is low at all times, the other phase. 
AND function for the AND gate 58, which is C+.B- 45 4. The improvement as defined by claim 1 wherein 
+.-A4 SYNC COMp 2 is a h  low at all times. For said combinational means is defined by the logic equa- 
larger angles of about 90" to 180", the four-input AND tions: 
gates 58 will introduce logical signals to the OR gates 
for those larger firing angles. However, the simple case 50 
of operation for this combinational logic. 
firing logic implements the gate drive control required 
for a phase-control rectifier without the use of multivi- 55 where: 
brators (one-shots or flip-flops). Only linear integrated A+ + A 4  S Y ~ ~ * C O M P - g  
circuits and conventional logic are used. The system B+ +B4 SYNC.COMP-2 
accepts line-to-line voltages and the positive and nega- c+ = +c$ SYNCCOMP-3 
tive firing angle control signals (which are generated by 
comparing command current and actual current) and 60 
generates gate firing pulses which, as required by the COMP 1 = +a control > A RAMP 
current command, can be shifted between 0" and 180". COMP 2 = +a control > B RAMP 
Although particular embodiments of the invention COMP 3= +a control>C RAMP 
have been described and illustrated herein, it is recog- 5. The improvement as defined in claim 4 wherein 
nized that modifications and variations may readily 65 said silicon controlled rectifier bridge circuit is a full- 
occur to those skilled in the art. Consequently, it is wave bridge circuit requiring corresponding SCR firing 
intended that the claims be interpreted to cover such control signals for negative half cycles of each phase, 
modifications and equivalents. and said negative SCR firing control signals are pro- 
COMP l = + a  CONTROL>A RAMP 
COMP 3=+a CONTROL>C RAMP 
Phase 
means for comparing said Phase signals 
56, and thus make a contribution to the control signals 
of a small firing angle (a= 30") illustrates the principle 
From the foregoing it is evident that the SCR gate 
FIRE A+ =(A + .w)+(-.=.--A$J SYNC) 
FIRE B+ =(B +.C+)+(C+.A+.--B$J SYNC) 
FIRE C+ =(C+.A+)+(AT.BT.-C+ SYNC) 
and 
9 
4,351,022 
duced by a combinational logic circuit defined by the 
logic equations: 
FIRE A-=(A-.B=)+(C--.B=.+A+ SYNC) 
5 
FIRE B - = ( B - . C ) + ( C . Z . + B +  SYNC) 
FIRE C- =(C-.A-)+(A-*B-.+C+ SYNC) 
where 
A- = - A 4  SYNCCOMP 4 
B- = -B4 SYNCCOMP 5 
C- = -C4 SYNCCOMP 6 
and 
10 
COMP 4=-a control>A RAMP 15 
COMP 5= -a control>B RAMP 
COMP 6= -a control>C RAMP 
6. The improvement as defined in claim 5 wherein the 
second term in parenthesis of each fire control signal of 
like polarity has included a COMP signal resulting from 2o 
the comparision of an a-control signal of the same po- 
larity, and the next phase ramp in sequence for the three 
phases of 3-phase power. 
7. The improvement as defined in claim 6 wherein 
each phase fire control signal is inhibited by the inverse 25 
of an adjacent phase fire control signal for noise immu- 
nity. 
8. The improvement as defined in claim 1,2,3,4,  5 ,6  
or 7 wherein said SCR bridge circuit is a fullwave 
bridge circuit requiring corresponding SCR firing con- 30 
trol signals for positive and negative half cycles of each 
phase and said positive and negative SCR firing control 
signals are produced in a strictly analogous way using a 
positive and negative a-control signal for comparison 
with positive and negative half cycles of said phase 35 
signals A$, B4 and C4 for generation of said COMP 
signals, and using inverters to generate the inverses of 
said COMP signals. 
9. In a phase-delay rectifier (PDR) having a silicon 
controlled rectifier (SCR) bridge circuit to transfer 40 
3-phase line power to a dc link, wherein actual current 
in said link is compared with a current command for 
generating a firing angle control signal, a ,  applied to the 
PDR to produce a firing angle in a range from 0" to 
180", wherein the output voltage of the PDR is propor- 45 
tional to the cosine of the firing angle, and a cosine ramp 
signal for a given SCR relating to a given phase is used 
to generate the gate firing phase for the SCR by com- 
paring the difference signal to said cosine ramp to deter- 
mine the correct phase for firing each SCR, an improve- 50 
ment comprising combinatinal logic circuit responsive 
to said a-control signal, cosine ramp signals and phase 
signals of said 3-phase line power transformed into 90" 
phase delayed line neutral phase signals A4, B4 and C 4  
55 
10 
for producing SCR firing control signals, said combina- 
tional logic circuit being defined by the logic equations: 
FIRE A + = ( A + . G ) + ( m . B ? . - A +  SYNC) 
FIRE B + = ( B + . G ) + ( G . G . - B +  SYNC) 
FIRE C+=(C+.%)+(fiT[BT.-Cc$ SYNC) 
where: 
- A 4  SYNC=C+>A+ 
-B4 SYNC=A+>B+ 
-C4 SYNC=B+>C+ 
A+ = + A 4  SYNCCOMP-1 
B + = + B4 SYNCCOMP-2 
C+ = +C4 SYNCCOMP-3 
and 
COMP 1= +a control>A RAMP 
COMP 2= +a control > B RAMP 
COMP 3 = +a control> C RAMP 
10. The improvement as defined in claim 9 wherein 
said silicon controlled rectifier bridge circuit is a full- 
wave bridge circuit requiring corresponding SCR firing 
control signals for negative half cycles of each phase, 
and said negative SCR firing control signals are pro- 
duced by a combinational logic circuit defined by the 
logic equations: 
FIRE A - = ( A - . z ) + ( c . % . + A +  SYNC) 
FIRE B - = ( B - - C - - ) + ( C . G . + B c $  SYNC) 
FIRE C-=(C-.K=)+(G.B=.+Cc$ SYNC) 
where 
A - = - A 4  SYNCCOMP 4 
B - = -B4 SYNCCOMP 5 
C-=-C4 SYNCCOMP 6 
and 
COMP 4=-a  control>A RAMP 
COMP 5= -a control> B RAMP 
COMP 6= -a control>C RAMP 
11. The improvement as defined in claim 9 or 10 
wherein the second term in parenthesis of each fire 
control signal of like polarity has included a COMP 
signal resulting from the comparison of an a-control 
signal of the same polarity and the next phase ramp in 
sequence for the three phases of 3-phase power. 
12. The improvement as defined in claim 11 wherein 
each phase fire control signal is inhibited by the inverse 
of an adjacent phase fire control signal for noise immu- 
nity. * * * * *  
60 
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